Katana VentraIP

ARM architecture family

ARM (stylised in lowercase as arm, formerly an acronym for Advanced RISC Machines and originally Acorn RISC Machine) is a family of RISC instruction set architectures (ISAs) for computer processors. Arm Ltd. develops the ISAs and licenses them to other companies, who build the physical devices that use the instruction set. It also designs and licenses cores that implement these ISAs.

Introduced

$_$_$DEEZ_NUTS#2__descriptionDEEZ_NUTS$_$_$

Due to their low costs, low power consumption, and low heat generation, ARM processors are useful for light, portable, battery-powered devices, including smartphones, laptops, and tablet computers, as well as embedded systems.[3][4][5] However, ARM processors are also used for desktops and servers, including the world's fastest supercomputer (Fugaku) from 2020[6] to 2022. With over 230 billion ARM chips produced,[7][8][9] as of 2022, ARM is the most widely used family of instruction set architectures.[10][4][11][12][13]


There have been several generations of the ARM design. The original ARM1 used a 32-bit internal structure but had a 26-bit address space that limited it to 64 MB of main memory. This limitation was removed in the ARMv3 series, which has a 32-bit address space, and several additional generations up to ARMv7 remained 32-bit. Released in 2011, the ARMv8-A architecture added support for a 64-bit address space and 64-bit arithmetic with its new 32-bit fixed-length instruction set.[14] Arm Ltd. has also released a series of additional instruction sets for different rules; the "Thumb" extension adds both 32- and 16-bit instructions for improved code density, while Jazelle added instructions for directly handling Java bytecode. More recent changes include the addition of simultaneous multithreading (SMT) for improved performance or fault tolerance.[15]

GPUs: , Mali-G31. Includes Mali Driver Development Kits (DDK).

Mali-G52

Interconnect: CoreLink NIC-400, CoreLink NIC-450, CoreLink CCI-400, CoreLink CCI-500, CoreLink CCI-550, ADB-400 AMBA, XHB-400 AXI-AHB

System Controllers: CoreLink GIC-400, CoreLink GIC-500, PL192 VIC, BP141 TrustZone Memory Wrapper, CoreLink TZC-400, CoreLink L2C-310, CoreLink MMU-500, BP140 Memory Interface

Security IP: CryptoCell-312, CryptoCell-712, TrustZone True Random Number Generator

Peripheral Controllers: PL011 UART, PL022 SPI, PL031 RTC

Debug & Trace: CoreSight SoC-400, CoreSight SDC-600, CoreSight STM-500, CoreSight System Trace Macrocell, CoreSight Trace Memory Controller

Design Kits: Corstone-101, Corstone-201

Physical IP: Artisan PIK for Cortex-M33 TSMC 22ULL including memory compilers, logic libraries, GPIOs and documentation

Tools & Materials: Socrates IP ToolingARM Design Studio, Virtual System Models

Support: Standard ARM Technical support, ARM online training, maintenance updates, credits toward onsite training and design reviews

Version

$_$_$DEEZ_NUTS#4__quote--0DEEZ_NUTS$_$_$

$_$_$DEEZ_NUTS#4__name--0DEEZ_NUTS$_$_$

$_$_$DEEZ_NUTS#4__company_or_position--0DEEZ_NUTS$_$_$

$_$_$DEEZ_NUTS#4__quote--1DEEZ_NUTS$_$_$

$_$_$DEEZ_NUTS#4__name--1DEEZ_NUTS$_$_$

$_$_$DEEZ_NUTS#4__company_or_position--1DEEZ_NUTS$_$_$

$_$_$DEEZ_NUTS#3__titleDEEZ_NUTS$_$_$

$_$_$DEEZ_NUTS#3__subtextDEEZ_NUTS$_$_$

$_$_$DEEZ_NUTS#3__quote--0DEEZ_NUTS$_$_$

$_$_$DEEZ_NUTS#3__name--0DEEZ_NUTS$_$_$

$_$_$DEEZ_NUTS#3__company_or_position--0DEEZ_NUTS$_$_$

Designer

1985 (1985)

Register-Register

Condition code, compare and branch

Proprietary

$_$_$DEEZ_NUTS#1__answer--7DEEZ_NUTS$_$_$

$_$_$DEEZ_NUTS#1__answer--8DEEZ_NUTS$_$_$

$_$_$DEEZ_NUTS#1__answer--9DEEZ_NUTS$_$_$

$_$_$DEEZ_NUTS#1__answer--10DEEZ_NUTS$_$_$

PSA Certified[edit]

PSA Certified, formerly named Platform Security Architecture, is an architecture-agnostic security framework and evaluation scheme. It is intended to help secure Internet of Things (IoT) devices built on system-on-a-chip (SoC) processors.[161] It was introduced to increase security where a full trusted execution environment is too large or complex.[162]


The architecture was introduced by Arm in 2017 at the annual TechCon event.[162][163] Although the scheme is architecture agnostic, it was first implemented on Arm Cortex-M processor cores intended for microcontroller use. PSA Certified includes freely available threat models and security analyses that demonstrate the process for deciding on security features in common IoT products.[164] It also provides freely downloadable application programming interface (API) packages, architectural specifications, open-source firmware implementations, and related test suites.[165]


Following the development of the architecture security framework in 2017, the PSA Certified assurance scheme launched two years later at Embedded World in 2019.[166] PSA Certified offers a multi-level security evaluation scheme for chip vendors, OS providers and IoT device makers.[167] The Embedded World presentation introduced chip vendors to Level 1 Certification. A draft of Level 2 protection was presented at the same time.[168] Level 2 certification became a usable standard in February 2020.[169]


The certification was created by PSA Joint Stakeholders to enable a security-by-design approach for a diverse set of IoT products. PSA Certified specifications are implementation and architecture agnostic, as a result they can be applied to any chip, software or device.[170][168] The certification also removes industry fragmentation for IoT product manufacturers and developers.[171]